


Prior Art


High Level Design Architecture Floor Plan Identify critical interconnects Schematic Design-T-line topologies 30 Physical Design - T-lines as P-cells Extraction inal Simulation


MAR 05 21:09 IBM - MISGAV 972 4 990817



Figs. 3(a)-(d)









3 (1)







Figs. 3(e)-(f)

